



# *DFGC: DFG-Aware NoC Control Based on Time Stamp Prediction for Dataflow Architecture*

Tianyu Liu<sup>†‡</sup>, Wenming Li<sup>†\*</sup>, Zihua Fan<sup>†‡</sup>

<sup>†</sup> State Key Lab of Processors, Institute of Computing Technology, CAS, Beijing, China

Email: {liutianyu, liwenming, fanzhihua}@ict.ac.cn

<sup>‡</sup> School of Computer Science and Technology, UCAS, Beijing, China

# INTRODUCTION

- CGRA
- Over-serialization calls for hardware flexibility
- Dataflow Architecture
- Hardware & Software Co-Design:

*Add acceptable hardware flexibility to reduce the burden of software scheduling.*

- DFGC (DFG-aware NoC Control)
- DFGTE algorithm for rough prediction (TimeStamp)
- Dataflow control mechanism & modeling
- DFG-aware hardware design (PE & Router)




Figure: Architecture Comparison.<sup>1</sup>




Figure: Key point in schedule.

<sup>1</sup> L. Liu et al., "A Survey of Coarse-Grained Reconfigurable Architecture and Design: Taxonomy, Challenges, and Applications," ACM Comput. Surv., vol. 52, no. 6, p. 118:1-118:39, /, doi: 10.1145/3357375.

# BACKGROUND




Figure: Scheduling on CGRA.

- CGRA design & schedule method
- Hardware/Software Co-Design
- Dataflow Architecture
- DFGC (DFG-aware NoC Control)

*Our solution:*

1. Effectively modeling and predicting on DFG (dataflow graph).
2. Optimizing hardware decisions via DFG-aware design.

# DFGC DESIGN:




Figure: DFGC control mechanism diagram.

- dataflow dynamic firing
- Instance

## Algorithm 1: DFG TimeStamp Extraction Algorithm

```

Input :  $\mathcal{G}$  - DFG,  $\mathcal{P}$  - PE array,  $\mathcal{A}$  - mapping( $\mathcal{G} \rightarrow \mathcal{P}$ )
Output:  $\mathcal{T}$  - TimeStamp of ( $\mathcal{A}, \mathcal{B}$  - blocks,  $\mathcal{P}$ )
1  $N \leftarrow \text{nodes}(\mathcal{G}), \mathcal{B} \leftarrow \text{Instance\_expansion}(N, \mathcal{G})$ 
2  $\mathcal{T} \leftarrow \text{null}, \text{pCosts} \leftarrow \text{null}$ 
3 for block  $i \in \text{sorted}(\mathcal{B}, \mathcal{G})$  do
4   ranked_costs  $\leftarrow \text{null}$ 
5   if  $i.\text{children}$  is not empty then
6     for block  $c \in i.\text{children}$  do
7       cost  $\leftarrow \text{calPathCost}(c, \mathcal{B}, \text{pCosts})$ 
8       ranked_costs.append( $c, \text{cost}$ )
9     tp  $\leftarrow \text{ranked\_costs.Sort}$ 
10     $\mathcal{T} \leftarrow \mathcal{T} + \text{tp}$   $\triangleright$  merge duplicate item.
11 Sort_Normalization( $\mathcal{T}$ )
12 return  $\mathcal{T}$ 
13 Function calPathCost (block  $n, \mathcal{B}, \text{pCosts}$ )
14   if  $n \in \text{pCosts}$  then
15     return  $\text{pCosts}[n]$ 
16   if  $n.\text{children}$  is empty then
17      $\text{pCosts}[n] \leftarrow n.\text{execLatency}$ 
18     return  $n.\text{execLatency}$ 
19   mcost  $\leftarrow 0$ 
20   for block  $c \in n.\text{children}$  do
21     cost  $\leftarrow \text{calPathCost}(c, \mathcal{B}, \text{pCosts})$ 
22     mcost  $\leftarrow \max(\text{mcost}, \text{cost} + \text{transLatency}(n, c))$ 
23    $\text{pCosts}[n] \leftarrow n.\text{execLatency} + \text{mcost}$ 
24   return  $\text{pCosts}[n]$ 

```

- Block dependency
- Predict latency (exec + routing)
- Generate TimeStamp
- Higher TimeStamp have higher priority

Figure: DFGTE Algorithm.

# DFGC DESIGN: *DFGC Control Scheme*

- [compiler]
  - DFG loop splitting, DFG mapping and TimeStamp prediction
- [hardware]
  - BSC manage local block status.
  - Block execution
  - Message packeting & transmission
  - Bypass on NoC under guide of TP
  - Hardware-autonomous routing
  - TP update




Figure: DFGC PE and NoC hardware design.

# EVALUATION




Figure: Performance & Energy effic. versus LRPPU<sup>1</sup>.

## Versus LRPPU:

1. Gmean 1.25x speedup and in convx of ResNet-18,50. (up to 1.51x)
2. DFG edge latency reduction of 1.42x and 1.45x
3. Energy effic. Improve 1.33x and 1.35x.




Figure: Performance and energy improvement. Reach gmean energy efficiency of 189 GFLOPS/W in small-scale GEMM, FFT, and MV computations.

## Versus GPU&DSP:

- 5.9x V100, 4.2x Jetson, 8.9x DSP (energy effic.)

## Versus CGRA:

- 1.8x HyCube, 2x REVEL (energy effic.)




Figure: Energy effic. compared to GPU and DSP.

<sup>1</sup> X. Wu, *et al.*, "LRP: Predictive output activation based on SVD approach for CNN s acceleration," in *DATE*, 2022.

# CONCLUSION

- The significance of hardware/software co-design
- DFGC fills the gap between software mapping and hardware scheduling on high flexible architectures such as dataflow.
- The possibility of using actual data transmission condition statistics on PE array to guide the formation of optimal mapping solutions.

Q&A